The paper presents an original architecture and implementation of 9-bit LBDD hybrid DPWM circuit for Class-BD digital audio amplifier. The input PCM signals are directly transformed into 24-bit LBDD DPWM signals and then are requanized to the 9-bit digital outputs using noise-shaping process to support high fidelity with practical values of time resolution, and finally are converted by the DTCs into the two physical trains of 1-bit PWM signals. The architecture of the proposed Class-BD hybrid DPWM circuit is composed of two Class-AD ones. The hybrid quantizer converts 6 MSB bits using counter method, based on the STM32F407xx microcontroller, while the remaining 3 LSB bits -using a method based on the Programmable Tapped Delay Line (PTDL). All necessary time waveforms are generated on the base of the internal microcontroller oscillator 168 MHz. The proposed 9-bit Class-DB DPWM circuit allows to attain SNR of 110 dB and THD about 0,2% within the audio baseband, at switching frequency of 328.1 kHz, clock frequency of 42 MHz and modulation index M = 0.95. Basic verification of algorithm and circuit operation as well as simulation and preliminary experimental results have been performed.
Introduction
Implementation of the Class-D concept in digital audio systems provides an opportunity to remain the audio data in the digital domain through the amplification process, and convert these data to the analog domain only at the output stage. Fig.1 shows a comparison of the analog Class D amplifier to the digital one [1, 2] . Both amplifiers are controlled by the digital input source. An analog Class-D amplifier used for digital system has to include high precision DAC to convert the digital input audio data to the analog signal, which is then transformed into NPWM signal to control the output power stage.
The H-bridge output stage of the Class-BD amplifier is switching by the two Natural sampling Class-BD Double-sided (NBDD) signals, generated by the NBDD modulator as a comparison results of the original and inverted audio signals to the triangle waveform. With reference to Class-AD amplifier, effective sampling frequency for Class-BD one is doubled, without increasing the transition frequency on the output. In terms of differential output, NBDD is superior, and has by far the most attractive spectral characteristics for all the other NPWM methods, and is also the most attractive PWM scheme for Class-D audio amplifiers implementation. Unfortunately, the NBDD has a high level of CM signal on the output terminals, therefore to eliminate this signal, the output filter of the Class-BD amplifier has to be more complicated [3] . Digital Pulse Width Modulator (DPWM) used in digital Class-D amplifier converts directly N-bit digital pulse-code modulation (PCM) input signal into a stream of 1-bit modulated pulses.
Two basic modulation techniques may be used, either DPWM methods based on the best possible emulation of the fundamental NPWM schemes in the digital domain, or multi-bit Sigma-Delta (Σ-Δ) Modulation (Fig. 1b) .
The PCM signal could be transformed into a standard DPWM signal using directly uniform PWM (UPWM) [3] [4] [5] [6] . Unfortunately, the fundamental problem of the UPWM process is its inherent nonlinearity. This nonlinearity may be reduced by increasing the sampling rate of the digital input signal (interpolation), and application of precompensation linearization algorithms.
The conversion of PCM-UPWM by precompensation is well established and various methods exist [3] [4] [5] [6] [7] . Using enhanced sampling methods as Pseudo Natural Pulse Width Modulation (PNPWM) or Linearized Pulse Width Modulation (LPWM), the precompensation methods attempt to emulate NPWM in the best possible way, such that modulator linearity is no longer an obstacle in DPWM systems.
Similarly as NBDD among four fundamental NPWM schemes, as well Linearized Class-BD Double-sided (LBDD) modulation which emulates NBDD scheme is superior among all the other digital LPWM modulations (in terms of differential digital output). ) of the output stage switching frequency has to be requantized to a lower resolution N rq -bit digital output using noise-shaping process to support high fidelity with practical values of time resolution. The truncation of the digital N q -bit input data to N rq -bits results in higher quantization noise floor in the bandwidth (BW), i.e. lower Signal to Quantization Noise Ratio (SQNR). The requantizing process increases the SQNR within the audio baseband and moves the quantization noise power to an unused part of the bandwidth created by oversampling [4] [5] [6] [7] [8] [9] [10] .
The obtained from the noise shaping process N rq -bit positions of the leading and trailing edges of the PWM pulse within each n-th switching period c T are finally converted by digital-to-time converter (DTC) into a physical stream of 1-bit modulated PWM pulses to control the output power transistors.
Practically, even for a requantized resolution N rq -bit of the digital output, a required clock frequency CLK f is too high to implement the DCT, therefore to circumvent the high-frequency clock problem a hybrid DCT is used [11] [12] [13] [14] [15] [16] [17] , which integrates the counter method and a method based on the tapped delay line.
The topology of the DPWM modulator based on a Σ-Δ modulation [1, 2, [8] [9] [10] (Fig.1) is quite similar to that one employing standard DPWM. The algorithmic transformation of the digital PCM signal to PWM signal is put into the closed Σ-Δ modulator loop thus the noise and distortion generated during the transformation are suppressed by the high gain of the forward loop of the Σ-Δ modulator. Similarly to standard DPWM, the Σ-Δ noise-sharper quantizes the output of the algorithmic PWM from N q -to N rq -bit.
The interpolation factor allows a trade-off between modulator linearity, dynamic range and factors relating to the power conversion as efficiency and power stage linearity. This trade-off can be easier achieved for amplifiers based on Σ-Δ modulator than for ones employing standard DPWM [1, 2, [4] [5] [6] [7] [8] [9] [10] . In order to obtain satisfactory dynamic range, switching frequency should be increased to at least 384 kHz, to obtain a dynamic range of around 106 dB.
In the paper an original architecture and implementation of 9-bit hybrid DPWM circuit using LBDD modulator for Class-BD digital audio amplifier have been proposed.
LBDD modulator is composed of two linearized Class-AD double sided (LADD) ones, one of them converts the direct audio signal, while the second one converts the inverted audio signal. The signals and subsystems converting at the same time direct and inverted audio signals will be indexed in the paper by the letters L, R (for example: LADD L , LADD R ).
Paper Organization
A linearized LBDD algorithm is presented in Section 2, system clock selection and architecture of the proposed 9-bit LBDD modulator are presented in Section 3, whereas implementation details of the used blocks are presented in Section 4. The simulated parameters and characteristics, as well basic verification of circuit manufacturability are shown in Section 4. The overall conclusions are given in Section 5. 
Materials and Methods
Measurements have been performed using two-channel accurate Agilent Infinium Oscilloscope with WindowsXP operating system with maximum frequency of 500MHz and 1GS/s sampling. The LBDD algorithm has been implemented using ST-M32F4 Discovery circuit containing a CortexM4 microcontroller. The following microcontroller peripherals have been used: 12-bit ADC converter, TIM1 and TIM3 timers. To achieve the system converting 3-LSB (2:0) bits of the data, the quantizer system based on 3-Bit Programmable Delay Modules PLDM7 Series FAST/TTL Logic with 7 Delay Steps and 7 ns Inherent Delay has been implemented.
Linearized LBDD Algorithm
The LBDD algorithm, which emulates the NBDD modulation scheme, has to be enough simply to provide real-time calculation of the DPWM signals, because the positions of the leading and the trailing edges of the modulated pulses within each n-th switching period c T have to be calculated as well for original audio signal as for inverted one. The used in our design LBDD algorithm is computationally simple, does not lead to excessive increase in total computational complexity, and is suitable for real-time calculations.
The locations of the leading edge ) (n t p and the trailing edge ) (n t k are calculated digitally at resolution of 24-bits through LPWM algorithm [2, [4] [5] [6] . Interpolating of the PCM audio data stream, sampled at s f frequency, increases the original sampling rate of a sequence to a higher rate (OVR-times, where OVR is the interpolation factor) with a target switching frequency c s c
Further interpolation, followed by the first one, generates Q intermediate samples between two adjacent ones, with the distance:
, as it is shown in Fig. 2 for odd Q = 5. Using these two adjacent and new samples we receive piecewise linear approximation of the digital audio input signal.
Solving the crossing points between the triangular carrier signal and the approximated signal we obtain the PWM pulse-edge location of the leading edge ) (n t p and the trailing edge ) (n t k within each n-th switching period c T .
The leading edge locations ) (n t p of the PWM pulses, for arbitrary n, determines equation:
where i-th range between ) (n y i and ) ( 1 n y i+ samples should be find using a successive comparison method:
The trailing edge locations ) (n t k of the PWM pulses, for arbitrary n, determines equation:
where j-th range between ) (n y j and ) ( 1 n y j+ samples should be find using a successive comparison method:
On the base relationships (1-4) we can calculate LBDD time domain waveforms, and then the frequency spectrum of the LBDD modulator, using Matlab® tools. Practically, approximation beyond Q = 3 is not rational, because THD is almost the same for Q > 3. For Q in the range: 1-3 we receive a very simple computationally algorithm providing easy-going real-time calculation of the DPWM signals, ensuring at the same time low THD level: less than 0.09% for Q = 1, and less than 0,037% for Q = 3 within the audio baseband and modulation index M = 0,95.
The real-time calculations of the pulse-edge locations should be carried out within each n-th period of the switching frequency, using polyphase filtering for interpolation, both for the original audio signal:
and for the inverted one:
(for the left and right part of the LBDD modulator, respectively). 
Noise shaping
The finely calculated N q -bit pulse-edge locations have to be requantized to a lower resolution N rq -bit digital output using noise-shaping process [4, 6, 7] . To simplify the analysis of the noise shaping system, the quantizer can be modeled as an linear network with an independent additive noise source ) (n e q , as it is shown in Fig. 4 . It is assumed, that the error ) (n e q is a stationary white noise sequence uncorrelated with the signal sequence ) (n x and is uniformly distributed over the range:
where is the step of the quantizer, R represents the amplitude of the quantizer ( This noise shaping model is one of the simplest, but assures the necessary dynamic range D of the requantized resolution N rq for high quality Class-D amplifier, at the same time, the real-time requantizing processes (for original and inverted signals) not require a significant computing power.
) and quantization error on input ) (n e q are transmitted to the output in unchanged forms.
Requantizing noise source e rq (n) (generating after the truncation of the calculated N q -bit digital data to N rq bit resolution) is transferred to the output as the output requantized error noise ) (n e n , which depending of the filter transmittance ) ( 1 z H z − is suppressed within the audio BW and gained above audio BW.
On the basic model in Fig. 4 , we can obtain the following z-domain relationship between the output requantized error noise and the requantizing noise source, defined as noise transfer function, ) (z H NTF , that may be interpreted as a filter:
Very effective suppression of the requantizing noise source e rq (n) within the audio BW ensures m-th order noise transfer function
with integer coefficients [4] [5] 7] :
Both, (5) and (6), are integer valued Finite Impulse Response (FIR) filters, and the order of (5) is smaller than order of (6) by one.
Simulation of the noise shaping process using fifth order filter and 9-bit quantizer, applied to the 24-bit digital input at switching frequency 8 , 352 = c f kHz shows, that this process suppress noise source e rq (n) up to -60dB in the worst case scenario, for the corner frequency 20 kHz of the audio BW.
System Clock Selection and Architecture of the Proposed 9-bit LBDD Modulator
The implementation of LBDD PWM modulator based on STM32F407xx microcontroller has to solve three fundamental problems:
The applied linearization algorithm LBDD PWM should emulate NBDD PWM in the best possible way to receive comparable performance.
All algorithms should be computationally simple and suitable to real-time calculations.
The clock selection and timing of all signal processing blocks have to be based on the maximum frequency of the three microcontroller AHB buses of 168 MHz [18] [19] [20] .
The essential limitation of the digital-to-time converter (DTC), which converts obtained from the noise shaping process N rq -bit positions of the leading and trailing edges of the PWM pulse within each n-th switching period into a physical sequence of 1-bit modulated PWM pulses is excessive clock speed. The DTC with N rq -bit resolution, based on counter method in downcounting mode, requires clock frequency [15] [16] [17] : ( 7 ) giving time resolution of generated pulse: The quantizer processing the data of LSB (2:0) bits comprises a cascade of m 2 identical delay segments, at the same time the delay introduced by single segment equals [12] [13] [14] [15] [16] [17] :
Consequently to assure N rq -bit resolution, DTC processing error must be smaller than ( ) However linear characteristic with evenly distributed steps can be achieved for low resolution of the converter, when delay line is formed of small number of the delay cells, closed in feedback loop of the DLL [12] [13] [14] [15] [16] .
Integration of both afore-described methods into a hybrid DTC allows a trade-off between the high-frequency clock requirement and quantization linearity of the digital to time conversion [13] [14] [15] [16] .
Each of the two digital-to-time converters (DTC L an DCT R respectively) converts N rq -m = 6 MSB (8:3) bits of the data using advanced-control timer TIM1 or TIM8 of the microcontroller, while the remaining 3 = m LSB (2:0) bits of the data -using a quantizer system based on the 3-bit PTDL.
The clock selection and timing of all signal processing blocks are based on the maximum frequency of the three microcontroller AHB buses: f osc = 168 MHz [18] [19] [20] .
According to the equations (9, 10), the clock frequency of the high-speed APB2 domains (connecting utilized peripheral devices such as TIM1, TIM8, ADC and also the clock frequency of the external quantizer system based on the 3-LSB (2:0) PTDL, has been set at: (11) The clock for the embedded 12-bit analog-to-digital converter (DAC) is the same as the APB2 clock.
(12)
The total DAC conversion time CONV T [18] has been set at the same value as the switching period c T , in accordance with equations (7, 9) with OVR =1, to avoid interpolation of the PCM audio data stream sampled at the frequency CONV f and to save significantly computation time.
The peripheral DAC the STM32F407xx microcontroller system has 16 multiplexed channels and it is possible to organize the conversions in two groups: regular and injected [18] . According to equation (9), to receive Peripheral 12-bit successive approximation analog-to-digital converter (ADC) [18] [19] [20] (ADC1->CR2 = ADC_CR2_ EXTEN_0) by timer TIM3, generating square wave at frequency f TIM3 = 328.125kHz and duty factor 0.5.
To generate this square wave, the configuration of the timer TIM3 -Init_TIM3() is folowing: The calculated data are requanized to the lower 9-bit resolution, and then are divided into the two parts of 6 MSB(8:3) bits and 3 LSB(2:0) bits of data and sequentially are written into LADD L LADD R registers.
Using 6 MSB(8:3) bits of the calculated values of the leading-and trailing-edge locations ) (n t p and ) (n t k of the PWM signals, firstly two digital PWM signals with a linearized Class-AD single sided (LASS) DPWM impulses are generated in each n-period of the switching frequency T c -according to described algorithm (Fig. 5b) . The beginnings of both pulses start at the beginnings of the switching frequency periods and end after the time of the leading edge locations ) (n t p for the first signal, and trailing edge locations ) (n t k for the second one. To generate these waveforms, timer TIM1 has been used.
Configuration of the timer TIM3 -Init_TIM3() is folowing: As it is shown in Fig. 5a , output flip-flop is setting by delated pulses associated with 6-bit leading-edge locations ) (n t p , whereas it is resetting by delated pulses associated with 6-bit trailing-edge locations ) (n t k of the PWM signals, therefore on the flip-flop output final 9-bit LBDD DPWM signal is generating. Fig. 7 shows time waveforms and frequency spectrum of the LBDD DPWM signals that have been generated using Matlab® tools, according to the described in the paper algorithm. Peripheral 12-bit successive approximation analog-to-digital converter (ADC) [18] [19] [20] samples an input audio signal with the sampling frequency equal to the switching frequency kHz 328,125 ≅ = CONV s f f (in applied algorithm interpolation factor Q = 0). Analyzing the presented zoomed view of noiseshaped 9-bit LBDD DPWM output, we see, that applied LBDD algorithm (for Q = 0) to transform the PCM audio signal into the noise shaped 9-bit DPWM data suppresses all unwanted spectral components and allows to attain the noise floor below −100 dB within the baseband.
Results and Discussion
This algorithm is not complicated and does not require significant computing power of the processor. 9-bit noise shaped requantizing process lowers noise floor within the baseband about (25-30)dB. Further reduction of noise floor, below −130 dB within the baseband, we can receive for Q = 1. Fig. 8 presents oscillograms of the time domain waveforms of the selected control and output signals, generating by the proposed 9-bit LBDD modulator.
The oscillograms in the Fig. 8 The LSB bits of the data, transferred to the PORT E of the STM32F4 Discovery system and addressing multiplexer lines of the PTDL, are perfectly synchronized, moreover, the delay times caused by signal path transferring the pulses from the outputs of both differentiators, through the PTDL until the output of RS flip-flop are approximately balanced, thus the processing errors are very small, and high resolution of the PWM modulator is possible to achieve.
Conclusions
A novel architecture of the proposed Class-BD hybrid DPWM modulator is composed of two Class-AD ones. The hybrid quantizer converts 6 MSB bits using counter method, based on the STM32F407xx microcontroller, while the remaining 3 LSB bits -using a method based on the Programmable Tapped Delay Line (PTDL). Computationally very simple and suitable for real-time calculations LBDD algorithm and noise-shaping process have been used to calculate 9-bit DPWM outputs for original and inverted audio input signals. Noise-shaping process using fifth order filter and 9-bit quantizer, applied to the calculated The detailed algorithm converting 6 MSB bits of the data on the base counter method using advanced-control timers TIM1 and TIM3 of the STM32F407VGT6 microcontroller, and quite original quantizer to convert the remaining 3 LSB bits of the data have been described. Original architecture and relatively simply implementation of the hybrid digital to time converters are characterized by excellent synchronization between all buildings blocks and negligible signal paths delays, thus the processing errors are very small assuring high resolution of the converters.
Basic verification of algorithm and circuit operation as well as simulation and preliminary experimental results have been done. After complete successful hardware realization this solution seems to be very interesting for practical power amplifier applications.
